3938, katalog

[ Pobierz całość w formacie PDF ]
3938
PRELIMINARY DATASHEET - 11/07/02
(Subject to change without notice)
THREE PHASE POWER
MOSFET CONTROLLER
C )
Load Supply Voltage, V
BB
............................
50 V
VREG
(Transient) .........................................
15 V
Logic Input Voltage Range,
V
IN
...................
-0.3 V to V
LCAP
+ 0.3 V
Sense Voltage, V
SENSE
.........................
-5 to 1.5 V
Pins SA/SB/SC, ....................................
-5 to 50 V
Pins GHA/GHB/GHC ................
-5 to V
BB
+ 17 V
Pins CA/CB/CC .........................
SA/SB/SC+17 V
°
The A3938 is a three-phase, brushless, DC-motor controller. The
A3938’s high current gate drive capability allows driving of a wide range of
power MOSFETs and can support motor supply voltages to 50V. The A3938
integrates a bootstrapped high side driver to minimize the external
component count required to drive N-channel MOSFET drivers.
Internal, fixed, off-time, PWM, current-control circuitry can be
used to regulate the maximum load current to a desired value. The peak load
current limit is set by the user’s selection of an input reference voltage and
external sensing resistor. A user-selected external RC timing network sets the
fixed off-time pulse duration. For added flexibility, the PWM input can
provide speed/torque control where the internal current control circuit sets a
limit on the maximum current.
Operating Temperature Range,
T
A
................................
-20
°
C to +85
°
C
Junction Temperature, T
J
.........................
+150
°
C
Storage Temperature Range,
T
S
..............................
-55
°
C to +150
°
C
The A3938 includes Synchronous Rectification. This feature shorts
out the current path through the power MOSFET’s reverse body diodes
during PWM off cycle current decay. This can minimize power dissipation in
the MOSFETs, eliminate the need for external power clamp diodes, and
potentially allow a more economical choice for the MOSFET drivers.
The A3938 provides commutation logic for Hall sensors configured
for 120-degree spacing. The Hall input pins are pulled up to an internally
generated 5V reference. Power MOSFET protection features includes
bootstrap capacitor charging current monitor, regulator under-voltage
monitor, motor lead short-to-ground, and thermal shutdown.
C)*
A3938SEQ, R
ØJA
.....................................
37
°
C/W
A3938KLQ, R
ØJA
.....................................
44
°
C/W
°
*
JEDEC High K board.
The A3938 is available in a choice of two packages: a 32-pin,
rectangular PLCC suffix “EQ”; and 36-pin, QSOP, suffix “LQ”.
FEATURES
„
Drives Wide Range of N-channel
MOSFETs
„
Low-Side Synchronous Rectification
„
Power MOSFET Protection
„
Adjustable Dead-Time for Cross-
Conduction Protection
„
Selectable coast or dynamic brake on
power-down or RESET input
„
Fast/Slow Current Decay Modes
„
Internal PWM Current Control
„
Motor Lead Short-to-Ground
Protection
„
Internal 5V Regulator
„
Fault Diagnostic Output
„
Thermal Shutdown
„
Under-voltage Protection
ABSOLUTE MAXIMUM RATINGS
( at T
A
= +25
Thermal Impedances, typ. (T
A
= +25
3938 Three Phase MOSFET Controller
Functional Block Diagram (1 of 3 outputs shown)
VBB
LCAP
0.1 uF
Regulator
VREG
+
0.1 uF
10 uF
H1
Charge
Pump
CA
H2
C
BOOT
0.1 uF
H3
PWM
Control
Logic
High Side
Protection Logic
Turn-
On
Delay
High
Side
Driver
To Phase C
GHA
DIR
RESET
SA
BRAKE
VREG
MODE
RC
RC Blanking
Fixed - Off
Time
Low Side
Protection Logic
Turn-on
Delay
Low
Side
Driver
GLA
To Phase B
C
T
R
T
SENSE
R
S
REF
PGND
to LCAP
DEAD
Dead-Time
Adjust
Short to GND
FAULT
TSD
O.D.
VREG
Invalid Hall
VREG_Under-voltage
BRKCAP
AGND
V
REG
UVLO
+
Power Loss
Brake
4.7uF
RESET
BRKSEL
3938_3OCT02
Note:
For 12V applications, VBB must be shorted to VREG. For this condition, the absolute max rating of 15V on VREG must be maintained
to prevent damage to the 3938.
3938 Three Phase MOSFET Controller
ELECTRICAL CHARACTERISTICS
: Unless noted, otherwise: T
A
= 25°C, Vbb = 18 to 50 V, Clcap, Cboot = 0.1 uF,
Cvreg = 10 uF, PWM = 22.5 kHz sq. wave, two phases active. Typ. values for design use, only. Negative current flows out
of designated pin.
Characteristics
Symbol Test Conditions
Min.
Typ.
Max.
Units
Quiescent Current
I
VBB
RESET = 1, Coast mode, Stopped.
8.0
mA
LCAP Regulator
V
LCAP
Ilcap = -3.0 mA
4.75
5
5.25
V
VREG =VBB Supply Voltage Range
V
REG
VREG =VBB, observe max. rating = 15 V
10.8
–
13.2
V
VREG Output Voltage
V
REG
V
BB
= 13.2 to 18 V, Ivreg = -10 mA.
V
BB
-2.5
V
V
BB
= 18 to 50V, Ivreg = -10 mA.
12.4
13
13.6
V
VREG Load Regulation
V
REGLOAD
Ivreg = -1 to -30 mA, Coast.
25
mV
VREG Line Regulation
V
REGLIN
Ivreg = -10 mA, Coast.
–
40
–
mV
Control Logic
Logic Input Voltage
V
IN(1)
Minimum High Level for Logical (1)
2.0
–
–
V
V
IN(0)
Maximum Low Level for Logical (0)
–
–
0.8
V
Logic Input Current
I
IN(1)
V
IN
= 2.0 V
-30
-90
µA
I
IN(0)
V
IN
= 0.8 V
-50
-130
µA
Gate Drive
Low side drive, output high
V
HGL
Igx = 0
V
REG
-.8 V
REG
-.5
V
High side drive, output high
V
HGH
Igx = 0
10.4
11.6
12.8
V
Pull Up Switch Resistance
R
DS(ON)
Igx = - 50mA
–
14
–
W
Pull Down Switch Resistance
R
DS(ON)
Igx = 50mA
–
4
–
W
Low side switching, 10/90 rise time
tr
GL
Cload = 3300 pF
–
120
–
ns
Low side switching, 10/90 fall time
tf
GL
Cload = 3300 pF
–
60
–
ns
High side switching, 10/90 rise time
tr
GH
Cload = 3300 pF
–
120
–
ns
High side switching, 10/90 fall time
tf
GH
Cload = 3300 pF
–
60
–
ns
Prop. Delay, GHx,GLx rising
Tpr
PWM to Gate Drive Out. Cload = 3300 pF
-
220
-
nS
Prop. Delay, GHx,GLx falling
Tpf
PWM to Gate Drive Out. Cload = 3300 pF
-
110
-
nS
Dead time, maximum
t
DEAD
I
DEAD
= 10
m
A, GHx to GLx, Cload =3300 pF.
–
5500
–
ns
Dead time, minimum
t
DEAD
I
DEAD
= 780
m
A, GLx to GHx, Cload =3300 pF.
–
100
–
ns
3938 Three Phase MOSFET Controller
Characteristics
Symbol
Test Conditions
Min.
Typ.
Max.
Units
Bootstrap Capacitor
Bootstrap Capacitor Voltage
V
CAP
Icx = 0. Vsx = 0, Vreg = 13 V.
10.4
11.6
12.8
V
Bootstrap Capacitor R
OUT
R
CAP
Icx = -50 mA
9
12
W
Charge Current
I
CX
100
mA
Current Limit Circuitry
Input Offset Voltage
V
IO
0 V < Vcmr < 1.5 V
-5
0
5
mV
Input Current , Sense pin
I
B
0 V < Vcm, Vdiff < 1.5 V. [200K pull-up]
-25
µA
Input Current , Ref. pin
I
B
0 V < Vcm, Vdiff < 1.5 V
0
µA
Blank Time
t
BLANK
R=56k, C= 470pf
.91
µs
RC Charge Current
I
RC
-0.9
-1
-1.1
mA
RC Voltage Threshold
V
RCL
1.0
1.1
1.2
V
V
RCH
2.7
3.0
3.3
V
Protection Circuitry
Bootstrap Charge Threshold
I
BOOTCHG
GHx turns ON, GLx turns OFF at I
BOOTCHG
-9
mA
Short to Ground, Drain-Source
Monitor
UVLO
DS
V
BB
- V
SX
, High Side ON
1.3
2.0
2.7
V
VREG Under-voltage Threshold
UVLO
V
REG
low to High
9.2
9.7
10.2
V
UVLO
V
REG
High to Low
8.6
9.1
9.6
V
Fault Output Voltage
V
OUT
I
OL
= 1mA
0.5
V
Brake Capacitor Supply Current
I
BRAKE
V
BB
= 8V, BRKSEL = 1
30
µA
Low Side Gate Voltage
V
GLBH
V
BB
=0, BRKCAP = 8V
6.6
V
Thermal Shutdown Temp.
T
J
–
165
–
°C
Thermal Shutdown Hysteresis
D
T
J
–
10
–
°C
3938 Three Phase MOSFET Controller
Pin Descriptions
RESET.
A logic input that enables the device. Has internal
50K pull-up to LCAP. RESET=1 will coast or brake the
motor depending on the state of the BRKSEL pin. RESET=0
will enable gate drive to follow commutation logic. RESET
= 1 will override the BRAKE pin.
FAULT.
Open collector output to indicate fault condition.
Will be pulled HIGH (usually by 5.1K external pull-up) for
any of the following fault conditions:
1)
Invalid HALL input code.
2)
Under-voltage condition detected at VREG.
3)
Thermal Shutdown.
4)
Motor lead (SA/SB/SC) connected to ground.
GLC/GLB/GLA.
Low-side gate drive outputs for
external MOSFET drivers. External series gate resistors can
be used to control slew rate seen at the power driver gate,
thereby, controlling the di/dt and dv/dt of S outputs.
Faults will force a COAST condition that turns all power
MOSFETs off except a “Short-to-Ground” Fault that only
turns off the high-side drivers. Only the “Short-to-Ground”
Fault is latched but is cleared at each commutation. If the
motor has stalled due to a short to ground being detected,
toggling the RESET pin or repeating a power-up sequence
will clear the fault
.
SC/SB/SA.
Directly connected to the motor terminals,
these pins sense the voltages switched across the load. The
pins are also connected to the negative side of the bootstrap
capacitors and the negative supply connections for the
floating high-side drivers.
GHC/GHB/GHA.
High-side gate drive outputs for N-
channel MOSFET drivers. External series gate resistors can
be used to control slew rate seen at the power driver gate,
thereby, controlling the di/dt and dv/dt of S outputs.
BRAKE.
Logic input for braking function. BRAKE=1 will
turn on sink-side MOSFETs, turn off the source-side
MOSFETs. This will effectively short the BEMF in the
windings and brake the motor. Internal, 50K pull-up to
LCAP. RESET=1 overrides this BRAKE pin. See BRKSEL.
CC/CB/CA.
High-side connections for bootstrap
capacitors, positive supply for high-side gate drivers. The
bootstrap capacitors are charged to approximately VREG
when the output Sx terminals go low. When the output
swings high, the voltage on these pins rise with the outputs to
provide the boosted gate voltages needed for N-channel
power MOSFETs.
BRKCAP.
This pin is for connection of the reservoir
capacitor used to provide positive power supply for the sink
drive outputs for a power down condition. This will allow
predictable braking, if desired. A 4.7
m
MODE.
Logic input to set current decay method. In
response to PWM Off command: Slow Decay Mode
(MODE=1) switches off the high-side FET, Fast Decay
Mode (MODE=0) switches off the high-side and low-side
FETs. Has internal, 50K pull-up to LCAP.
BRKSEL
. Logic input to enable/disable braking upon
power down condition or RESET =1. Internal, 50K pull-up
to LCAP. BRKSEL: 0 = Coast, 1 = Brake.
PWM
. Speed control input. PWM=1 will turn on
MOSFETs selected by Hall input logic. PWM=0 turns off
the selected MOSFETs. The PWM input held high to utilize
internal current control circuitry. Internal, 50K pull- up to
LCAP.
H1/H2/H3.
Hall sensor inputs with internal, 50K pull-ups
to LCAP. Configured for 120-degree electrical spacing.
DIR.
Logic input to reverse rotation, see Commutation
Logic Table. Has internal, 50K pull-up to LCAP.
RC.
Analog input. Connection for R
T
and C
T
to set the fixed
off-time. The C
T
will also set the BLANK time. (see
Applications Information). It is recommended that the fixed
off-time should not be less than 10 uS. The resistor should be
in the range 10K to 500K.
F capacitor will
provide 6.5V gate drive for 300ms. If power down braking
option is not needed (i.e., BRKSEL=0) then this pin should
be tied to VREG.
[ Pobierz całość w formacie PDF ]